The two main sources of power dissipation in CMOS circuits are dynamic and static power dissipation. Static power dissipation is due to leakage current when the transistor is normally off. The improvement in technology scaling has introduced very large subthreshold leakage current, therefore careful design techniques are very important in order to reduce subthreshold leakage current for low power design. Leakage current occurs in both active and standby modes. It is recommended to switch off the leakage current when the circuit is in standby mode, however it is not always possible to shut off the leakage current completely during this mode. Unlike gate leakage, subthreshold leakage cannot be solved by MOS structures nor by introducing new material. One of the feasible solutions is by combinational use of Low-V t transistors for its high-speed capability and High-V t transistors for very small leakage current. Multi-Threshold CMOS (MTCMOS) and Variable-Threshold CMOS (VTCMOS) are biasing techniques that uses combinations of different threshold voltage and are suitable for SRAM design. Ideally the larger the threshold level the lower the leakage current, however, one must decide the optimum value of threshold level between the power switch (High-V t devices) and (Low-V t devices), as recovery delay tends to increase in higher threshold level. The full paper will discuss the design and performance of SRAM implemented using MTCMOS and VTCMOS biasing techniques. An improved sensing amplifier in the memory cell was incorporated to enhance the circuit performance.
INTRODUCTION
As CMOS transistor technology scales down to provide smaller surface dimension and better performance, subthreshold leakage current grows exponentially and has become increasingly large component in total power dissipation. The level of integration of random access memory cells (RAM) too, has reached the gigabit size with the deep submicron technology [1] . Scaling down transistors size in SRAM has achieved an additional 60% of frequency increase and delay reduction with certain die area. However, the complexity of the system has also pushed up the energy consumption, power dissipation and power requirements. Power and energy dissipation are the key importance to high performance circuit. Therefore, limitations are required to reduce the power demand.
The total power dissipation in CMOS circuit is the accumulation of dynamic power and static power dissipation [2] : static dynamic total P P P (1) Dynamic power dissipation (P dynamic ) is more dominant in majority of applications. P dynamic due to its nature, has a direct relationship between switching frequency and supply voltage (V dd ).
where, is the switching frequency, is the clock frequency and is the capacitance on a node. Clock frequency depends on the purpose of application, and higher clock frequency is required nowadays. P dynamic can only be suppressed dramatically by changing V dd level and load capacitance. As it can be seen in equation (2) , V dd reduction has a quadratic effect on P dynamic . The load capacitance component is due to current that charge or discharge the load capacitance at a node. Therefore, an effective V dd reduction can be achieved only by reduction in total capacitance, which is smaller transistor size.
However, the subthreshold leakage current, which is known to have an exponential characteristic, has a direct relationship to static power dissipation (P static ). The models describing the current characteristic in subthreshold region are discussed on section 2. Generally, the static power dissipation can be expressed as:
where n is the process parameter, V t is the threshold voltage and V TH is the thermal voltage at room temperature (25-26mV at room temperature of 27 C).
The exponential increase of subthreshold leakage drain current with decreasing V t for a given V gs is shown in equation (3) . In other words, a transistor with higher threshold voltage has a lower leakage current. However, one must be careful in choosing a V t as a slight increase in V t means larger delay. Another important factor is to use a transistor with steep slope characteristic or transfer characteristic. The slope is measured by plotting of the drain current in semi-logarithmic scale against V gs , which is linear in subthreshold region. The larger the slope means the closer the transistor's behaviour to an ideal switch. This paper focuses on the subthreshold leakage current reduction by application of two most popular leakage current reduction techniques, MTCMOS and VTCMOS, on SRAM. A 256-bits SRAM circuits was designed and simulated with 0.18 µm TSMC process and typical power supply of 1.8 V. The paper is organised as follows. Section 2 discusses the CMOS drain current modeling. In section 3 the effects of altering MOS parameters to reduce subthreshold leakage current. Section 4 presents the conventional design of a SRAM with its periphery components. Section 5 discusses the leakage current reduction techniques in SRAM. Finally the results are presented in section 6 and conclusions are presented in section 7.
CMOS DRAIN CURRENT MODELING
Subthreshold leakage current has been a negligible component of the total power consumption in the past. However, as MOS transistor continues to scale deep into sub-micron size, the subthreshold leakage current has become a major part in total power dissipation and could not be ignored any longer for low power design. Therefore, an accurate MOS transistor drain current modelling is required to predict the leakage current in subthreshold region. There has been a substantial number of modelling for transistor operating in subthreshold region [3] [4] [5] . The key parameters in modelling are V t and the pre-exponential constant, . 
where S is the channel width to length ratio (W/L), ox t ( is the carrier mobility in the permittivity of the gate insulator and t ox is the thickness of the gate insulator), and is the linear channel length modulation factor. In subthreshold region, the drain current has an exponential characteristic, which is described as: where I o is the pre-exponential constant, is the body effect, k is Boltzmann's constant, q is the electron charge and g d is the subthreshold coefficient for channel length modulation effect.
The problem now is deriving continuous relationship of the different coefficient of channel length modulation factor in square law regions (linear and strong inversion), , and exponential subthreshold region, g d . The early drain current approximation above shows a discontinuity of current changing from subthreshold region into linear-strong region. Since the representation of I ds on equation (5), many have derived better approximation for subthreshold drain current, but still the approximation is derived from the strong region counterpart [4] .
The drain current approximation in subthreshold region has evolved by Enz/Oguey under Vitoz supervision to:
The Enz/Oguey approximation (6-9) has solved the transitional problem among the three regions. However, this approximation uses a constant term, from the strong inversion region, which may result in large error if the equation is used in subthreshold region. 
U nS
In summary, according to [4] the equation can be approximated by the following expression: (11) where NDEP is the channel doping concentration ( ) and 
EFFECTS ON LEAKAGE CURRENT
Subthreshold leakage current occurs in both active and standby periods. Standby leakage current occurs when circuits are in idle mode where no circuit activity takes place. Therefore, it is recommended to switch off the leakage current when performance is not required, however it is not always possible to shut off the leakage current completely during this period. In general, subthreshold leakage current are exponentially dependent on temperature, process variations and threshold voltage (V t ). As the threshold voltage increases, the leakage current reduces from 10s of pico-amperes (pA) to 10s of femto-amperes (fA). This proofs the exponential dependencies of drain current on threshold voltage. The plots in Figure 1 shows parametric sweeping of 300mV steps on will vary the leakage current by the 10s of pA, which is 1000 times, under 27 C of room temperature.
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STATIC RANDOM ACCESS MEMORY (SRAM)
Memory cells have not only reached a large-scale integration but also it has to keep up with increasing high-speed operation [6] . As transistors sizes are scaling down further into deeper submicron, the voltage supply level and threshold level have to be reduced to reduce power dissipation. However, reducing V t of a MOS transistor results in exponential increase of subthreshold leakage current and a slight change on threshold voltage result in higher delay, as discussed in section 2 and 3. Therefore, a careful design choice of V t is necessary in high-speed circuit operation.
As can be seen in Figure 2a ), the conventional SRAM structure consists of the SRAM core memory cells including column and row address decoders, input buffers for data writing purpose, sense amplifiers for charged data amplification in the core memory cells, precharge circuit and output buffer to latch the output data during output operation transitions.
Read and write operations use the bit lines (BL) and its complement not-bit lines buses ( BL ). The typical read and write cycle operations are shown in Figure 2b ). During writing cycle a valid address and data must be present before the write signal is activated. The time write delay (twd) depends on the address decoders and input buffers circuitry driving capability. Twd is negligible compared to the whole writing cycle period and depends directly on the circuit topology. As described in section 2 and 3, there is a trade off between power and delay, therefore attention in designing the input buffers for low power SRAM to limit the excess output current is required for low power SRAM design.
The read cycle involves mainly with sense amplifiers, but also it requires appropriate address signal, precharge and the latched output buffer. Time read delay (trd), also exists between read signal and output enable signal. It mainly depends on the capacitance of total capacitance of the SRAM memory cells. The total capacitance determines the speed of bit lines voltage rise up to a detectable voltage level by sense amplifiers. Time output delay (tod) is the combination of trd and the sense amplifiers speed to generate full swing output signals from the selected cell's bit lines
In this paper the primary aim is the subthreshold leakage current reduction, specifically with the three most critical components, SRAM memory cells, precharge circuits and sense amplifiers. 
Memory Cells
The most popular memory cell type for SRAM consists of two cross-coupled inverters (latch) and two access transistors, which are arranged in a matrix structure. This type of SRAM cell has negligible static current, which is suitable for the low-power design and high stored data reliability [7] . The conventional way of connecting the memory cells to form a matrix arrangement is by sharing the BL and BL for cells in the same column and word line (WL) for cells in the same row. In other words, the writing and reading operation of particular memory cell is done by selecting a specific WL for row selections and column address for particular bit lines column.
The transistor sizing in the memory cells does not correspond to the electron/hole mobility ratios. Hence, the access transistors that are controlled by WL must be smaller in driving capability than the NMOS transistors in the memory cell.
Ideally the NMOS driver transistors should be around 1.5 to 2 times larger than the access transistors. The popular 6-T (transistors) cell with the WL access transistors for selection is shown in Figure 3 .
Basically, leakage current occurs when the transistor is in off condition, but there is a node to source connected to the off transistor. In the 6-T cells particularly, there are two leakage current paths through the two cross-coupled inverters in conventional SRAM cell, as shown in Figure 3 . The off transistors leakage current is dominated by the weak inversion current, which can be modeled as [2] , [8] :
where is a parameter modeling the pre-saturation region in weak inversion. The on transistors are in strong inversion region and only present a negligible serial resistance, which can be ignored. Hence the total leakage current is the aggregate of the off transistors in the cross coupled inverters. Therefore the total leakage current in SRAM cell is modeled as (13) where I SN and I SP are the off transistor current factors independent of V DS , shown in equation (12) , for NMOS and PMOS respectively.
As shown in equation (13) , it can be seen that there is a direct relationship between V DD and leakage current. Hence, the reduction in leakage power can be obtained by applying sleep mode, as in MTCMOS circuit.
Sense Amplifier and Precharge Circuit
Sense amplifiers play a major role in memories as they provide performance speed-up while reducing power dissipation. The use of sense amplifiers have become even more critical in low voltage operation, because of bit lines low voltage level, static noise margin and the propagation delay of the voltage amplifiers. The sense amplifiers are used to detect the small voltage difference (approximately one tenth of V dd ) in the bit lines resulting in reduced power dissipation without reduction in the overall performance. The voltage difference is then amplified to the intended voltage level of logic 1 & 0. As shown in Figure 4 , the popular structure of sense amplifier in low power design is the cross coupled inverter latch, due to negligible static power dissipation.
The CMOS inverter latch has a high gain in transient operation region, and the gain of the sense amplifier itself depends on the sizing of the inverters. During read operation the precharge signal is pulled high and either or BL BL discharges. The respective bit lines will continue to discharge to a voltage small enough to be detected by the sense amplifier. Once the bit lines voltage fall within the sensing range, the sense enable is pulled high. The activation of sense enable signal will discard the internal nodes voltage of the sense amplifier from the bit lines and allow the internal nodes to reach the rail to rail swing. A solution to increase sense amplifiers performance is to increase the V dd level of the precharge circuit. 
SRAM LEAKAGE CURRENT REDUCTION TECHNIQUES
A great number of circuit topologies have been introduced to lower the subthreshold current such as, switched source impedance circuit, switched power supply with level holder, and multiple threshold level [9, 10] . Five biasing techniques were studied and analysed to reduce subthreshold leakage current in particular for Static Random Access Memory (SRAM) design. However, not all of the techniques are suitable for SRAM design [11] . SRAM circuit in this paper adapts the variations of V t level topology [12] [13] [14] . The V t variations is particularly useful in SRAM architecture assuming the control circuitry knows when particular memory cells are not required, in other words when it can be switched down to sleep mode. A higher V t -MOS transistor is used during sleep period to prevent the leakage current from a particular node to channel through ground line. However, introducing additional sleep functionality introduces additional number of transistors, either as switches or control circuitry. Area reduction (i.e. using less number of transistors in the core memory cell) is a greatest problem in SRAM, unlike Dynamic Random Access Memory (DRAM) where the smaller cell area is the better. The major concern in SRAM area reduction is the data pattern problem and maintaining the charge level of the non-selected cells. Therefore, the number of additional transistors in the leakage current control circuit must be kept as low as possible. The two most popular reduction techniques MTCMOS and VTCMOS are described in the following sub-chapters.
Multi-Threshold CMOS (MTCMOS)
MTCMOS or Multi-Threshold CMOS is a circuit technique that uses two different combinations of transistors type. Low-V t transistors for the high-speed core logic and High-V t transistors as power switch to reduce leakage current wasted in the circuit. The main principle of MTCMOS is shown in Figure 5 . MTCMOS has been a popular technique because of simplicity of the design. Ideally the larger the threshold level the lower the leakage current, however, one must decide the optimum value of threshold level between the power switch (High-V t devices) and (Low-V t devices), as recovery delay tends to increase in higher threshold level [15] . A power switch with thicker must be considered to prevent current blow up in source-drain channel. Initially, the MTCMOS principal was applied in the design of SRAM to reduce the power dissipation of the peripheral circuits such as row decoders and input/output buffers [9, 10] . However, the application of MTCMOS technique was not be able to be implemented in the memory cells array, as the power switch cut off the power supply destroying the data stored in the memory cells.
In this paper, the MTCMOS SRAM was designed by using the conventional gated-V dd and Gnd structure, which was introduced in [6, 16] . This technique reduces the leakage current by using the conventional method of high-V t transistors between V dd and Gnd to cut off the power supply of the low-V t memory cell, when the cell is in sleep mode. However, a slight modification was done by applying an addition virtual V dd and virtual Gnd lines for data loss prevention, as shown in Figure 6a ). The two virtual lines will maintain the stored charge of the memory cells while the power lines are cut off. Thus the technique introduces a slight delay in twd and trd due to activation of sleep transistors. The delay is necessary for the charge of memory cells to recover from sleep mode to active mode. The read and write operation signals of MTCMOS SRAM is shown in Figure 6b ). 
Variable-Threshold CMOS (VTCMOS)
VTCMOS is another way of reducing subthreshold leakage current [17] . The reduction can be achieved by directly manipulating the threshold level in the core logic. The manipulation has to be done carefully to avoid logic's catastrophic recovery behavior due to rigorous threshold scaling. The ideal way for determining appropriate threshold level is to have two different levels of threshold, one for standby and another for active. VTCMOS uses different principle with dynamic-V dd scaling. Dynamic-V dd scaling is where the power supply of the core logic is actively scaled according to input and clock requirement and is effective in reducing P dynamic . VTCMOS technique in SRAM is not much different than its original concept. As seen in Figure 8a ), there is an extra threshold biasing circuit connected to the SRAM main core. The external biasing circuit is used to change the threshold voltage V t of an active memory cell depending on the address coming from the decoder. Unlike MTCMOS where supply voltage changes from V dd to virtual V dd when a particular cell is active, VTCMOS memory cells are still using the same voltage supply. In VTCMOS, the transistor threshold voltage value changes from 0/1.8 V in active mode and -300 mV to 300 mV in sleep mode. Hence, this technique is primarily used to reduce the static current dissipation.
VTCMOS techniques introduce a quite significant delay in its read and write operation signals, as shown in Figure 8b ). The delays are required to slowly change the threshold level, as an abrupt change of threshold level in VTCMOS circuit will cause a catastrophic state to the stored data in memory cells. Table I shows the comparison of simulation results of 8 bits words 16 bits SRAM with conventional, MTCMOS and VTCMOS techniques. It can be seen in Table I , that the minimum cycle time at typical voltage supply of 1.8V has increased for MTCMOS and VTCMOS, 2.2 ns and 3 ns respectively. The time delay (trd and twd) increases due to data recovery from sleep mode. As a typical 1.8 V, the power dissipations during standby mode are 0.46 µW, 0.24 µW, and 0.35 µW for the conventional, MTCMOS and VTCMOS SRAMs respectively. The total power dissipations during active mode are 493.76 µW, 444.18 µW, 481.64 µW for normal, MTCMOS and VTCMOS SRAMs respectively. The active power dissipations measurement was done by writing different data to two different addresses and a read cycle to the first address. In observation, the reading cycle consumes more power as at this time, the sense amplifiers are activated, which dissipate around 20% of total power dissipation.
RESULTS
Simulation readings have also been performed to the bit lines capacitance load effect on read and write propagation delay. Write time is faster compares to read time for less number of rows, as illustrated in Figure 9 . However, the read time is larger than write time for larger number of rows, where larger number of rows is typical for present SRAM size. Figure 9 . Time propagation delay of different number of memory cells rows
CONCLUSIONS
The leakage current reduction architectures for Static Random Access Memory with TSMC 0.18 µm technology are presented. The design and implementation factor of low power SRAM memory cells and its periphery devices such as address decoder, sense amplifier, precharge circuit, and I/O buffers are discussed. As threshold voltage reduces with technology scaling results in increasing of static leakage current. A large circuit such as memory circuits will suffer from leakage current and memory designers need to reduce leakage current to reduce overall power consumption. The advantage of leakage current reduction techniques such as MTCMOS and VTCMOS proves to reduce the static leakage current, but with a slight trade offs in circuit delay. The summary of measured results was also presented in Table I . Application of MTCMOS technique in SRAM proves to be more effective in reducing power dissipation compared to VTCMOS. However, a careful transistor sizing in MTCMOS must be done to reduce bounce in the power lines, due to transistors sleep and active transitions.
